Cadence Design Systems, Inc.

Caio Araujo Teixeira Campos

Björn Håkan Hjort

Breno Rodrigues Guimarães

The present disclosure relates to a method for electronic design verification. Embodiments may include receiving, using a processor, at least one electronic design file and a set of inputs from a user, wherein the at least one electronic design file and set of inputs are associated with an electronic design. Embodiments may further include performing formal verification on at least a portion of the electronic design and determining, using a model checker, one or more conflicts associated with a variable during the formal verification. Embodiments may also include translating the one or more conflicts into one or more corresponding signal names and displaying, at a graphical user interface, the corresponding signal names.

Growing community of inventors

Austin, TX, United States of America

Caio Araujo Teixeira Campos