International Business Machines Corporation

Bruce Kaufmann

Frank David Ferraiolo

Steven Frederick Oakland

Ilya I Novof

Roland A Bechade

Kenneth J Shaw

Leon Skarshinski

A process independent digital clock signal timing network is described for generating a chip clock substantially in phase with and offset by one cycle from an input clock signal. The timing network determines the delay experienced by a clock signal passing through a predetermined internal clock circuit on the chip and pregates the internal clock circuit by an amount equivalent to the determined delay such that the chip clock signal output from the internal clock circuitry lags the external clock signal input to the semiconductor chip by one cycle. Various timing network embodiments are described and claimed.

Growing community of inventors

Jericho, VT, United States of America

Bruce Kaufmann