North American Philips Corporation

General Electric Company

Brian C Johnson

John B May

Jeffrey L Cooper

Michael A Epstein

Carlo Basile

Donald V DiMassimo

Imran A Shah

Amihai Miron

Richard A Kellogg

Christopher J Terman

Judson Leonard

Neil H Weste

Video display apparatus having multiple processors for operation in parallel, each processing a respective complete video image in the sequence of video images (fields or frames) which form a video picture, the processing being in accordance with a selected signal processing algorithm. The algorithm may be one which simulates a signal processing circuit design which is to be evaluated, so that the effect of changes in circuit design can be displayed in real time. The signal data for each of the sequential video images is assembled into data packets in successive equal time slots, which are transmitted downstream on a data bus along which are a succession of data processors. The headers of the packets for a given image identify a serially corresponding processor to which such image is assigned, and such packets are processed by the assigned processor in accordance with the selected algorithm. If the processing time of each processor corresponds to the time period of N images, then by using N processors the nth processor will have completed processing of the nth complete image by the time of arrival of the (N+n) th image. Each series of N images can therefor be cyclically assigned to the series of processors, and are processed in parallel in real-time. Provision is made for inter-processor communication when the algorithm has temporal effects on the video picture which necessitate FIR or IIR filtering in order to display such effects.

Multi-processor video display apparatus

A hashing data storage and retrieval arrangement whose storage capacity is unaffected by collisions. A first memory serves as a hash index table, for storing pointers at each address location corresponding to a hash value generated by hashing a key data word. Each pointer is the address of a location in a second memory, which has a separate storage location for each key data word, its associated data, and a further pointer which is the address of the next key data word resulting from a collision during hashing. Preferably a pipeline register between the two memories permits hashing of a subsequent key data word while accessing of the second memory is still in progress.

Memory architecture and method of data organization optimized for hashing

A data repacker utilizing a multiplexer, one intermediate register, two shifters, and a control for these circuits. The multiplexer output is connected to the intermediate register, which has a storage length greater than the size of data words to be repacked. The first shifter receives the output of the register, and its output can be concatenated with an input data word to form one input to the multiplexer. The output of the register is provided as another input to the multiplexer. The second shifter also receives the output of the multiplexer, and has an output which is the repacker output. Information representing the number of bits in and the number of bits out is used to determine the most and least significant bits of the intermediate data which will be stored in the intermediate register, and to control the shifters.

Data repacker having controlled feedback shifters and registers for

A programmable digital signal processor usable in a variety of configurations and controlled by stored coefficients and control words which are addressable to be provided to a plurality of processing sections as often as once per clock cycle. The processor arrangement is suitable for use as a decoder of multiple analog component (MAC) television signals.

Dynamically configurable signal processor and processor arrangement

A method for scrambling and descrambling television programs in which the horizontal synchronizing information is suppressed at a CATV supplier's head-end and then regenerated at the subscriber's converter. The pulse frequency is multiplied by a factor N/M, in which N and M are integers thereby generating a synthesized pulse stream which is, in turn, encoded with data identifying the values for N and M. This encoded pulse stream is modulated onto the audio subcarrier wave in the TV video signal and transmitted to the converter. The converter then demodulates and recovers the encoded pulse stream, decodes the same to recover the identifying data, using this data to obtain the correct values for N and M which have been transmitted separately on a digital data channel. The converter then multiplies the synthesized pulse stream by M/N regenerating the horizontal synchronizing pulse stream and inserts the same into the TV video signal at the proper phase.

Method and apparatus for scrambling and descrambling television programs

A method and apparatus are disclosed for providing very precise incremental motion of a numerically controlled machine tool, or other similarly controlled object, along a circularly arced path. For a mutually perpendicular X and Y coordinate system, X and Y indices are determined based on certain prescribed input information related to the parameters of the circular path and the relative rate of motion between the machine tool and the workpiece, and on immediate, continuously recomputed, coordinates of the tool or object. The indices are each scaled by a modulus related to the radius of the arc to generate incremental distances .DELTA.X and .DELTA.Y according to which the next move is to be made. The process is reiterated until the desired circular path is complete. In both method and apparatus, only integer values of .DELTA.X and .DELTA.Y are used for implementing each increment of motion. Non-integer values are carried forward to the next iteration of the process to prevent error accumulation.

Method and apparatus for positioning using circular interpolation

A programmable time-of-use metering system is disclosed for metering electrical energy consumption at multiple rates depending on the time of day, time of week and time of year in which the energy is being consumed. A method for registering total energy consumed by a metered system as well as energy consumed during preselected time intervals is also disclosed.

Method and apparatus for multiple rate metering of electrical energy

In a communication system, a line protocol format with a variable bit rate and low bit overhead provides for the high integrity, synchronous exchange of digital signal information between master and slave processing units, with master processing unit controlling the line protocol.

Growing community of inventors

Syracuse, NY, United States of America

Brian C Johnson