Kongsberg Defence & Aerospace As

Dolphin Interconnect Solutions As

Kongsberg Defence & Aerospase As

Bjorn Olav Bakka

Steinar Lind

Per Inge Jensen

Kjell Arne Hellum

Roar Johnsen

Oyvind Overrein

Jorn Are Henriksen

Vegard Almas

Claus Fritzner

Jan Ove Larsen

Eirik Joakim Steinli

Magne Norland

Glenn Levi Nilssen

Thor Christian Helgerud

Einar Rustad

Inge Lars Birkeli

Nils A Orthe

System and method for remote monitoring of at least one observation area, including at least one first cameraarranged on a rotating platform, the first camerais a line scanning camera for providing high definition panorama pictures of the observation area; at least one second cameraarranged on a stationary platform, the second camerais a video camera with Pan/Tilt/Zoom functionality for providing real time video from a selected scene within the observation area; an angular position sensor device for triggering the read-out of each line in the first line scanning camera for providing each pixel in the panorama image with a corresponding azimuth and elevation angle; a processing deviceconnected to the first and second camerasfor capturing, processing and coordinating azimuth and elevation signals received from the first and second cameras

System and method for remote monitoring at least one observation area

System for monitoring at least one observation area including at least one camera for providing panorama pictures of the at least one area, where the camera is arranges on a rotating platform in the at least one area to be monitored; at least one video camera for providing real time video and which is arranged on a stationary platform in the at least one area to be monitored; a processing device connected to the camera and the video camera for capturing, processing and coordinating signals.

System and method for monitoring at least one observation area

A general purpose computer system is equipped with apparatus for enabling a processor to provide efficient execution of multiple instructions per clock cycle. The major feature is a decoded instruction cache with multiple instructions per cache line. During run time cache hits, the decode logic fills the cache line with instructions up to its limit. During run time cache misses, the cache line enables the processor to dispatch multiple instructions during one clock cycle. Hereby is achieved high performance with a simple, but still powerful, decode and dispatch logic. An important feature of the instruction cache is that it holds the target addresses for the next instructions. No separate address logic is needed to proceed in the program execution during cache hits. A conditional branch holds its alternative target address in a separate field. This enables the processor, to a large degree, to be independent of the conditional branch bottleneck.

Decoded instruction cache architecture with each instruction field in

Growing community of inventors

Oslo, Norway

Bjorn Olav Bakka