Cypress Semiconductor Corporation

Bjarni Benjaminsson

Jeffrey W Gossett

Senwen Kan

Richard A Rodell, Jr

Michael Joseph Pluhta

Andrew Payne

A system and method for centrally logging and aggregating miscompares on chip during a memory test. The method includes performing, by a built-in self-test (BIST) unit of a memory device, a memory test on one or more memory banks of the memory device using a first algorithm. The method includes generating miscompare results responsive to performing the memory test on the one or more memory banks of the memory device. The method includes determining failure diagnostic information based on the miscompare results. The method includes generating an error packet comprising the failure diagnostic information and the miscompare results. The method includes placing the error packet in a queue of a plurality of error packets to generate a queued error packet.

Growing community of inventors

Seattle, WA, United States of America

Bjarni Benjaminsson