Skyworks Solutions, Inc.

Mediatek Corporation

Bipul Agarwal

Joshua Haeseok Cho

Junhyung Lee

Thomas Obkircher

Aravind Kumar Padyana

William John Domino

Johannes Jacobus Emile Maria Hageraats

Stephane Richard Marie Wloczysiak

Rimal Deep Singh

Hasan Akyol

Yunyoung Choi

Sandeep Louis D'Souza

Wei-Hong Chen

Tom Taoufik Bourdi

Chandra Mohan

Dean A Badillo

Hamid R Amir Firouzkouhi

Yi Liu

Anthony James Lobianco

Hoang Mong Nguyen

Howard E Chen

Matthew Sean Read

Yong Hee Lee

Richard Mark Puente

Wei Liu

Junwon Heo

Rajasekhar Pullela

Georgi Milev Taskov

Yan Yan

Utku Seckin

Bumkyum Kim

Multi-mode broadband low noise amplifiers (LNAs) are disclosed herein. In certain embodiments, an LNA includes a first amplification stage and a second amplification stage having a lower gain than the first amplification stage. The LNA is operable in a plurality of operating modes including a first mode in which the first amplification stage and the second amplification stage operate in a cascade to amplify a radio frequency (RF) receive signal, and a second mode in which the first amplification stage amplifies the RF receive signal and the second amplification stage is bypassed.

Multi-mode broadband low noise amplifier

Disclosed herein are signal amplifiers that include a plurality of switchable amplifier architectures so that particular gain modes can use dedicated amplifier architectures to provide desired characteristics for those gain modes, such as low noise figure or high linearity. The disclosed signal amplifier architectures provide tailored impedances using a degeneration block or matrix without using switches in the degeneration switching block. The disclosed signal amplifier architectures provide a plurality of gain modes where different gain modes use different paths through the amplifier architecture. Switches that are used to select the path through the amplifier architecture also provide targeted impedances in a degeneration block or matrix. The switches that select the gain path are provided in the amplifier architecture and are thus not needed or used in the degeneration block, thereby reducing the size of the package for the amplifier architecture.

Multi-input amplifier with degeneration switching without the use of switches

Radio frequency front end modules implementing coexisting time division duplexing and frequency division duplexing are provided. In one aspect, a front end system includes a time-division duplexing transmit terminal, a time-division duplexing receive terminal, a frequency division duplexing terminal, and an antenna terminal. The front end system further includes first, second, and third switches configured to selectively connect the terminals to either a node or the antenna. The front end system also includes a controller configured to provide delays between disconnecting the terminals from the antenna and connecting the terminals to the node.

Radio frequency front end modules implementing coexisting time division duplexing and frequency division duplexing

Described herein are methods for amplifying radio-frequency signals using a variable-gain amplifier with a plurality of input nodes. The methods provide a plurality of gain modes with a low gain mode or bypass mode that follows a bypass path through the variable-gain amplifier and a plurality of higher gain modes that take advantage of tailored impedances for particular gain modes. The tailored impedances can be configured to improve linearity of the amplification process in targeted gain modes. The methods can selectively couple the bypass path to a reference potential node in the plurality of higher gain modes and can selectively decouple the input nodes from a degeneration switching block in the bypass mode.

Amplifying radio-frequency signals using variable impedance stages and bypass blocks

Disclosed herein are signal amplifiers having a plurality of amplifier cores. Individual amplifier cores can be designed to enhance particular advantages while reducing other disadvantages. The signal amplifier can then switch between amplifier cores in a particular gain mode to achieve desired performance characteristics (e.g., improving noise figure or linearity). Examples of signal amplifiers disclosed herein include amplifier architectures with a low noise figure amplifier core that reduces the noise figure and a linearity boost amplifier core that increases linearity. The disclosed signal amplifiers can switch between a first active core and a second active core for a single or particular gain mode to achieve desired signal characteristics during different time periods.

Signal amplifiers that switch between different amplifier architectures for a particular gain mode

Described herein are variable gain amplifiers and multiplexers that embed programmable attenuators into switchable paths to provide variable gain for individual amplifier inputs. The variable gain for an individual input is provided using an amplification stage that is common for each input of the amplifier. A variable attenuation is provided for individual inputs through a combination of a band selection switch and an attenuation selection branch. Individual inputs can be configured to bypass the variable attenuation in a high gain mode.

Multi-input amplifier with individual bypass paths

A receiving system includes a controller that selectively activates one or more of a plurality of paths between an input of a first multiplexer and an output of a second multiplexer. The receiving system includes a plurality of bandpass filters, each one of the bandpass filters being disposed along a corresponding one of the plurality of paths and configured to filter a signal received at the bandpass filter to a respective frequency band. The receiving system also includes a plurality of variable-gain amplifiers (VGAs), each one of the plurality of VGAs disposed along a corresponding one of the plurality of paths and configured to amplify a signal received at the VGA with a gain controlled by an amplifier control signal received from the controller. At least one, but not all, of the VGAs is a fixed-gain amplifier with a bypass switch to selectively bypass the fixed-gain amplifier.

Diversity receiver front end system with heterogeneous variable-gain amplifiers

Described herein are variable-gain amplifier configurations that include a multi-input gain stage, a cascode buffer, and a bypass block. Degeneration switching blocks can be used for the entire multi-input gain stage or for individual input nodes of the multi-input gain stage. This advantageously reduces or eliminates performance penalties in one or more gain modes. The variable impedances can be configured to improve linearity of the amplification process in targeted gain modes. The variable gain amplifier can be configured to provide a low-loss bypass mode in a low gain mode to improve signal quality.

Variable-gain amplifier configuration having a multi-input gain stage and bypass block

Described herein are variable gain amplifiers and multiplexers that embed programmable attenuators into switchable paths to provide variable gain for individual amplifier inputs. The variable gain for an individual input is provided using a amplification stage that is common for each input of the amplifier. A variable attenuation is provided for individual inputs through a combination of a band selection switch and an attenuation selection branch. The attenuation can be tailored for individual inputs and can depend on a gain mode of the amplifier.

Multi-input amplifier with variable gain for individual inputs

Disclosed herein are signal amplifiers having a plurality of amplifier cores. Individual amplifier cores can be designed for particular gain modes to enhance particular advantages while reducing other disadvantages. The signal amplifier can then switch between amplifier cores when switching gain modes to achieve desired performance characteristics (e.g., improving noise figure or linearity). Examples of signal amplifiers disclosed herein include amplifier architectures with a high gain amplifier core that reduces the noise figure and a linearity boost amplifier core that increases linearity (e.g., for lower gain modes). The disclosed signal amplifiers have a first active core with amplification chains for each of a plurality of inputs and a second active core with a single amplification chain to amplify signals received at the plurality of inputs.

Multi-input signal amplifier with tailored amplifier architectures

Described herein are radio-frequency (RF) modules that include shielding for improved RF performance. The RF modules including a packaging substrate with a receiving system implemented thereon. The RF module includes a shield implemented to provide RF shielding for at least a portion of the receiving system. The receiving system can include any combination of pre-amplifier or post-amplifier bandpass filters, amplifiers, switching networks, impedance matching components, phase-shifting components, input multiplexers, and output multiplexers. The shielding can include a conductive layer within a conformal shielding on an upper side and side walls of the RF module. The shielding can be an overmold formed over the packaging substrate. The conductive layer can be connected to one or more ground planes. The packaging substrate can include contact features on an underside of the substrate for mounting an underside component.

Conformal shielding for a diversity receive module

Described herein are variable gain amplifiers that selectively provide variable or tailored impedances at a degeneration block and/or feedback block depending at least in part on a gain mode of the variable gain amplifier. This advantageously reduces or eliminates performance penalties in one or more gain modes. The variable impedances can be configured to improve linearity of the amplification process in targeted gain modes. The variable gain amplifier can be configured to provide a low-loss bypass mode in a low gain mode to improve signal quality. The degeneration block can be selectively isolated from a reference potential node to improve performance.

Multi-input amplifier architecture with a variable impedance stage

Aspects of this disclosure relate to reducing insertion loss associated with a bypass path. In an embodiment, an apparatus includes a first switch having at least two throws, a second switch having at least two throws, a bypass path between the first switch and the second switch, and at least one inductor. The at least one inductor is configured to compensate for capacitance associated with the bypass path to cause insertion loss of the bypass path to be reduced.

Bypass path loss reduction

Diversity receiver front end system with variable-gain amplifiers. A receiving system can include a controller configured to selectively activate one or more of a plurality of paths between an input of a first multiplexer and an output of a second multiplexer. The receiving system can further include a plurality of bandpass filters, each one of the plurality of bandpass filters disposed along a corresponding one of the plurality of paths and configured to filter a signal received at the bandpass filter to a respective frequency band. The receiving system can further include a plurality of variable-gain amplifiers (VGAs), each one of the plurality of VGAs disposed along a corresponding one of the plurality of paths and configured to amplify a signal received at the VGA with a gain controlled by an amplifier control signal received from the controller.

Growing community of inventors

Irvine, CA, United States of America

Bipul Agarwal