Texas Instruments Corporation

Bharathi Rahuldev Holla

Sumantra Seth

Biman Chattopadhyay

Jagdish Chand Goyal

Sujoy Chakravarty

A clock and data recovery module (CDR) is configured to perform fast locking using only two samples per each unit interval (UI). Two clock phase signals are selected from a plurality of clock phase signals. A sequence of data bits is sampled at a rate of two times per UI responsive to the two clock phase signals in which a first sample of each UI is designated as an edge sample a second sample is designated as a data sample. Each edge sample is voted as early/late as compared to an associated data transition of the sequence of data bits by comparing each edge sample to a next data sample. The sample clocks are locked such that edge samples occur in proximity to data transitions by iteratively adjusting a phase of the two selected clock phase signals by a variable step size in response to the early/late vote.

Growing community of inventors

Bengaluru, India

Bharathi Rahuldev Holla