Dsp Group Limited

University of Minnesota

Avago Technologies General IP (singapore) Pte. Ltd.

Barrett J Brickner

Jaekyun Moon

Younggyun Kim

Michael E Butenhoff

Paul C Edwards

Ivan Leonidovich Mazurenko

Denis Vladimirovich Parkhomenko

Dmitry Nicolaevich Babin

Pavel Aleksandrovich Aliseitchik

Ying Chen

Farshid R Rad

An image processing system comprises an image processor having image processing circuitry and an associated memory. The image processor is configured to implement a foreground processing module utilizing the image processing circuitry and the memory. The foreground processing module is configured to obtain one or more images, to estimate a foreground region of interest from the one or more images, to determine a plurality of segments of the foreground region of interest, to calculate amplitude statistics for respective ones of the plurality of segments, to classify respective segments as being respective portions of static foreground objects or as being respective portions of dynamic foreground objects based at least in part on the calculated amplitude statistics and one or more defined patterns for known static and dynamic objects, and to remove one or more segments classified as static foreground objects from the foreground region of interest.

Image processor configured for efficient estimation and elimination of foreground information in images

An apparatus for dynamic diversity signal reception based upon receiver-side link quality assessments includes two or more antennae. At least one switch is connected to the two or more antennae. A dynamic diversity controller is connected to the at least one switch. The dynamic diversity controller includes a link quality assessor to assess link quality and generate a link characterization value. A diversity configuration selector, responsive to the link characterization value, selectively activates the at least one switch to implement a dynamic diversity configuration. The link quality assessor includes a signal strength analyzer, a modem detector, and/or a MAC layer analyzer to assess the received signal and generate the link characterization value.

Apparatus and method for dynamic diversity based upon receiver-side assessment of link quality

A wireless communication technique enables fast Fourier transforms (FFTs) and inverse fast Fourier transforms (IFFTs) to be performed with reduced latency and reduced memory requirements. In particular, an FFT/IFFT unit receives input data representative of a communication symbol. The FFT/IFFT unit applies an FFT operation to the input data to generate intermediate data. The FFT/IFFT unit stores the intermediate data in a random access memory (RAM). The intermediate data stored in the RAM may override data used as input to the FFT operation. The FFT/IFFT unit selectively addresses the RAM to retrieve the intermediate data in a desired output order. For example, the FFT/IFFT unit may output the intermediate data in the same sequential order as the FFT/IFFT unit received the input data.

RAM-based fast fourier transform unit for wireless communications

A wireless communication technique enables equalization, soft demapping and phase error estimation functions to be performed jointly based on multiple observations of a transmitted symbol in wireless communication systems employing receive diversity. Multiple observations of a symbol are obtained from multiple antenna paths in a wireless receiver. Equalization, soft demapping and phase error estimation functions can be integrated within shared hardware, rather than distributed among separate hardware blocks, promoting reduced size, complexity and cost in a wireless receiver.

Joint equalization, soft-demapping and phase error correction in wireless system with receive diversity

An information handling system, such as a magnetic disk drive, includes a data channel which has a method and apparatus for detecting binary symbols from a received signal subject to intersymbol interference and additive white Gaussian noise using a three dimensional observation space with orthogonal coordinate axes. Each of three consecutive synchronous observation samples of the received signal corresponding unambiguously to an axis in the observation space. A decision feedback equalizer removes intersymbol interference terms associated with prior detector outputs. A plurality of linear classifiers are used to partition the observation space. The second and/or third sample of the equivalent channel response is constrained relative to the first for the purpose of simplifying the linear classifiers. Boolean logic functions to decide into which decision region of the observation space a sample maps into. Incorporation of modulation coding constraints reduce the probability of error by increasing the Euclidean distance between symbols in the observation space. Symbol estimates are produced synchronously with a delay of two with respect to the current observation sample.

Method and apparatus for three dimensional sequence estimation in

Apparatus and method for coding to improve the minimum distance properties of sequence detectors operating at high densities in storage systems is presented. The coding scheme of the present invention is referred to as maximum transition run (MTR) code and eliminates data patterns producing long runs of consecutive transitions while imposing the usual k constraint necessary for timing recovery. The code has a distance gaining property similar to an existing (1,k) runlength-limited (RLL) code, but can be implemented with considerably higher code rates. When the MTR code is used with fixed delay tree search (FDTS) or high order partial response maximum likelihood (PRML) detectors, the bit error rate performance improves significantly over existing combinations of codes and detectors.

Growing community of inventors

Savage, MN, United States of America

Barrett J Brickner