Average Co-Inventor Count = 3.69
ph-index = 13
The patent ph-index is calculated by counting the number of publications for which an author has been cited by other authors at least that same number of times.
Company Filing History:
1. International Business Machines Corporation (188 from 163,671 patents)
2. Globalfoundries Inc. (61 from 5,671 patents)
3. Adeia Semiconductor Bonding Technologies Inc. (7 from 1,847 patents)
4. Stmicroelectronics Gmbh (4 from 2,864 patents)
5. Lam Research Corporation (3 from 3,728 patents)
6. Elpis Technologies Inc. (3 from 51 patents)
7. Adeia Semiconductor Solutions LLC (3 from 17 patents)
8. Globalfoundries U.S. Inc. (2 from 896 patents)
9. Samsung Electronics Co., Ltd. (1 from 129,810 patents)
213 patents:
1. 12336294 - Gate-cut and separation techniques for enabling independent gate control of stacked transistors
2. 12310264 - Phase change memory using multiple phase change layers and multiple heat conductors
3. 12278237 - Stacked FETS with non-shared work function metals
4. 12268031 - Backside power rails and power distribution network for density scaling
5. 12237328 - Minimizing shorting between FinFET epitaxial regions
6. 12237368 - Semiconductor structures including middle-of-line (MOL) capacitance reduction for self-aligned contact in gate stack
7. 12230544 - Stacked transistors with different channel widths
8. 12166042 - Stacked nanosheet gate-all-around device structures
9. 12136655 - Backside electrical contacts to buried power rails
10. 12106969 - Substrate thinning for a backside power distribution network
11. 12057371 - Semiconductor device with early buried power rail (BPR) and backside power distribution network (BSPDN)
12. 12002758 - Backside metal-insulator-metal (MIM) capacitors extending through backside interlayer dielectric (BILD) layer or semiconductor layer and partly through dielectric layer
13. 11942426 - Semiconductor structure having alternating selective metal and dielectric layers
14. 11915966 - Backside power rail integration
15. 11908734 - Composite interconnect formation using graphene