Freescale Semiconductor,inc.

Avinish Chandra Tripathi

Sanjay Kumar Wadhwa

Krishna Thakur

Deependra Kumar Jain

Vinod K Jain

A duty cycle correction circuit for correcting the duty cycle of a clock signal generated by a clock generator includes a complementary buffer chain, level shifter circuits and a self-bias circuit. A clock signal with a distorted duty cycle and its complement are provided to the level shifter circuits. The level shifter circuits reduce the magnitude of voltage of the clock signal and the complement and generate level shifted signals. The level shifted signals are provided to a differential amplifier that generates a control signal indicating the magnitude of distortion in the duty cycle. The control signal is used to correct the duty cycle of the clock signal. The self-bias circuit is used to bias the differential amplifier.

Growing community of inventors

Noida, India

Avinish Chandra Tripathi