Hrl Laboratories, LLC

Aurelio Lopez

Peter David Brewer

Tahir Hussain

Erik S Daniel

Partia Naghibi-Mahmoudabadi

Pamela R Patterson

Partia Naghibi Mahmoudabadi

A method and apparatus for laterally urging two semiconductor chips, dies or wafers into an improved state of registration with each other, the method and apparatus employing microstructures comprising: a first microstructure disposed on a first major surface of a first one of said two semiconductor chips, dies or wafers, wherein the first microstructure includes a sidewall which is tapered thereby disposing it at an acute angle compared to a perpendicular of said first major surface, and a second microstructure disposed on a first surface of a second one of said two semiconductor chips, dies or wafers, wherein the shape of the second microstructure is complementary to, and mates with or contacts, in use, the first microstructure, the second microstructure including a surface which contacts said sidewall when the first and second microstructures are mated or being mated, the sidewall of the first microstructure and the surface of the second microstructure imparting a lateral force for urging the two semiconductor chips, dies or wafers into said improved state of registration.

Integrated mechanical aids for high accuracy alignable-electrical contacts

A method for bonding two confronting electronic devices together wherein the two electronic devices are initially temporarily coupled together using a room temperature process with a plurality of knife-edge microstructures on at least a first one of the electronic devices engaging portions of the a second one of the electronic devices. The room temperature process involves applying a relatively low compressive force or pressure between the two electronic devices compared to the forces or pressures used in convention flip-chip bonding. The first one of the electronic devices and the second one of the electronic devices also have traditional contact pads that are spaced from each other by a standoff distance when the devices are initially coupled together using the room temperature process. This allows for inspection of the two electronic devices while they are initially temporarily coupled together. In need be, the two can be separated at this stage for re-work After passing inspection, a relatively higher compressive force or pressure is applied between the two electronic devices to cause the standoff distance to decrease to zero and for the contact pads confronting each other on the confronting two electronic devices to weld thereby permanently bonding the two electronic devices together.

Temporary bonding structures for die-to-die and wafer-to-wafer bonding

A temporary bond method and apparatus for allowing wafers, chips or chiplets. To be tested, the temporary bond method and apparatus comprising: a temporary connection apparatus having one of more knife-edged microstructures, wherein the temporary connection apparatus serves, in use, as a probe device for probing the chiplets, each chiplet including a die having one or more flat contact pads which mate with the one of more knife-edged microstructures of the temporary connection apparatus; a press apparatus for applying pressure between the one or more flat contact pads on the chiplet with the one of more knife-edged microstructures of the temporary connection apparatus thereby forming a temporary bond between the temporary connection pad with the knife-edged microstructure in contact with the one or more flat wafer pads; the press being able to apply a pressure to maintain the temporary bond connection during or prior to testing of the chiplet.

Small pitch integrated knife edge temporary bonding microstructures

A method of bonding a double-ended cable to a multi-tier substrate (such as a multi-tier printed circuit board) includes picking up the double-ended cable, and imaging alignment markers on a first head of the double-ended cable, a second substrate of the multi-tier substrate, a second head of the double-ended cable, and a first substrate of the multi-tier substrate. The method also includes aligning the alignment marker on the first head of the cable to the alignment marker on the second substrate of the multi-tier substrate, coupling the first head of the cable to the second substrate, and releasing the first head of the cable. The method further includes aligning the alignment marker on the second head of the cable to the alignment marker on the first substrate of the multi-tier substrate, coupling the second head of the cable to the first substrate, and releasing the second head of the cable.

Growing community of inventors

Malibu, CA, United States of America

Aurelio Lopez