Hitachi, Ltd.

Renesas Technology Corp.

Hitachi America, Ltd.

Other

Hitachi Vlsi Engineering Corp.

Hitachi Microcomputer Engineering, Ltd.

Hitachi, Vlsi Eng. Corp.

Atsushi Kiuchi

Toru Baji

Tetsuya Nakagawa

Shiro Baba

Yasushi Akao

Koki Noguchi

Hiroshi Ohsuga

Hironobu Hasegawa

Kenji Kaneko

Yoshimune Hagiwara

Yuji Hatano

Shigezumi Matsui

Jun Ishida

Tomoru Sato

Yuichi Takitsune

Mitsuru Hiraki

Hirotada Ueda

Yasuyuki Murakami

Kesami Hagiwara

Haruyasu Okubo

Kunihiko Nishiyama

Takao Watanabe

Yoshinobu Nakagome

Akihiko Takase

Kenichi Sakamoto

Hitoshi Matsushima

Norihiko Moriwaki

Shigeki Masumura

Takashi Akazawa

Kazuo Ishikura

Katsumi Yamamoto

Hirotsugu Kojima

Hiromi Watanabe

Akio Makimoto

Noriyasu Suzuki

A built-in memory is divided into the following two types: first memoriesandand second memoriesand, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU corecan simultaneously transfer two data values from the built-in memory to a DSP engine. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU corecan access an external memory in parallel with the access to the second memoriesandand the first memoriesand

Microcomputer

Providing a wireless communication device that, even if clock stop of a radio frequency part is controlled by a baseband part operating on the same clock signal, can resume clock oscillation, and makes it easy to time the clock reactivation to other operations based on a shared clock. The wireless communication device comprises an RF part generating a first clock signal and a baseband part. The baseband part generates a second clock signal, controls the generation and stop of the first clock signal, uses the first clock signal to perform data processing and a clocking operation, and in a low power consumption state in which the first clock signal is stopped, uses the second clock signal to perform a timer operation and a clocking operation. The generation timing of the first clock signal can be generated by the timer operation using the second clock signal.

Wireless communication system and microcomputer

A data processor apparatus having first and second instruction storages for holding a series of instructions to be executed reiteratively. The number of instructions is calculated based on the difference between a start address and an end address respectively stored in a start address register and an end address register. When the number of instructions constituting the series of instructions is less than the capacity of the second instruction storage, the series of instructions is read from the second instruction storage and executed. When the number of instructions is greater than the capacity of the second instruction storage, the series of instructions is read from the first instruction storage.

Data processing apparatus

This data processor can satisfy both requests of a fast transition from a low power consumption state to an operating state and low power consumption, and a data processor has a program running state, a standby mode, a light standby mode, and a sleep mode. In the sleep mode, the supply of a synchronizing clock signal to a central processing unit (CPU) is stopped and the synchronizing clock signal is supplied to other circuit modules. In the standby mode, the frequency multiplication and frequency operation of a clock pulse generator are suspended and the supply of the synchronizing clock signal to the CPU and other circuit modules is stopped. In the light standby mode, the frequency multiplication and frequency division operation of the clock pulse generator are enabled and the supply of the synchronizing clock signal to the CPU and other circuit modules is stopped. In the light standby mode, the transition of the CPU to an instruction executable state is faster than in the standby mode and the lower power consumption than in the sleep mode is obtained.

Data processor and data processing system

In microcomputers and digital signal processors in which a central processing unit for controlling the entire system and a digital signal processing unit having a product sum function required to process digital signals efficiently are mounted on one and the same chip, an increase in the number of processing steps caused by differing types of data handled by the calculators is prevented, thereby enhancing the efficiency of the digital signal processing.

Data processing device having a central processing unit and digital signal processing unit

In order to simplify the instruction prefetch architecture for use with the programs having few loops, and having instructions almost in linear and sequential addresses, the bus controller in accordance with the present invention for controlling the bus in an external memory includes a plurality of instruction buffers, flags each specific to each of instruction buffers, and a buffer controller circuit. The buffer controller circuit may allocate one of specific values that plural lower bits of an instruction address may take to each of the instruction buffers, and prefetch instructions to the instruction buffers each corresponding to a respective addresses designated to by the plural lower bits, from the address following a predetermined fetch address. The constitution for instruction prefetch as above may be implemented in a simpler manner than the controlling structure using address tags of a cache memory or the controlling structure using read-write pointer based on the counter in FIFO buffers.

Data processer and data processing system

Data processor

Cell phones with instruction pre-fetch buffers allocated to low bit address ranges and having validating flags

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and

Microprocessor having a DSP and a CPU and a decoder discriminating between DSP-type instructions and CUP-type instructions

A built-in memory is divided into the following two types: first memories and and second memories and , and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core can simultaneously transfer two data values from the built-in memory to a DSP engine . Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core can access an external memory in parallel with the access to the second memories and and the first memories and

Microcomputer having data execution units mounted thereon

An ATM cell processing apparatus including a DRAM for a frame producing buffer of a frame producing unit. In order to absorb the anisotropy of the access rate of the DRAM access, the random access mode of the DRAM access is always used. To compensate a drop in access rate in this case, the DRAM is arranged is an array form and each cell is divided. Resultant partial cell data are written into and read from respective DRAM banks in order. As a result, a fast cell buffer having a large capacity can be formed. The present cell buffer can be applied to a FIFO and the like as well.

ATM cell processing apparatus

Growing community of inventors

Kokubunji, Japan

Atsushi Kiuchi