Amazon Technologies, Inc.

Assaf Fainer

Uri Leder

Jonathan Cohen

Max Chvalevsky

Michael Shteinbok

Ori Ariel

Nofar Mann

Simaan Bahouth

Tamir Malka

Yaniv Halmut

Itai Kahana

Amit Abecasis

Generated instruction sequences captured from software interactions may be executed as part of formal verification of a design under test. Software-instructed commands to be performed to configure a design under test formatted according to an interface implemented by the design under test can be obtained. A sequence to perform the software-instructed commands may be generated to configure the design under test in a hardware design and verification language. The sequence may then be executed to perform the software-instructed commands to configure the design under test and then perform formal verification on the configured design under test.

Executing instruction sequences generated from software interactions as part of formal verification of a design under test

To accelerate the data processing of a processor, a coprocessor subsystem can be used to offload data processing operations from the processor. The coprocessor subsystem can include a coprocessor and an accelerator. The accelerator can offload operations such as data formatting operations from the coprocessor to improve the performance of the coprocessor. The coprocessor subsystem can be used to accelerate database operations.

Database acceleration with coprocessor subsystem for offloading tuple filtering

Growing community of inventors

Kefar Sava, Israel

Assaf Fainer