Qualcomm Incorporated

Ashwini Pandey

Manish Garg

Pratibind Kumar Jha

Abhishek Ghosh

In some aspects, a memory system may detect that a host device of the memory system has a low battery status using a comparison of a battery level of the host device to a low battery threshold. The memory system may set, in association with detecting that the host device has the low battery status, a low battery status indication of a status register for a memory device of the memory system to indicate that the host device has the low battery status. The memory system may cause, in association with the status register indicating the low battery status indication, one or more background operations of the memory device to be deferred or unexecuted. Numerous other aspects are described.

Memory device background operation management for low host battery

Methods that may be performed by a universal flash storage (UFS) device of a computing device for configuring flash memory cells. Various embodiments may include setting a number of degraded triple-level cells (TLCs) attribute, and configuring at least one degraded TLC as at least one single-level cell (SLC) based on the number of degraded TLCs attribute, the at least one degraded TLC being not functional as a TLC and functional as an SLC. Some embodiments may include identifying the at least one degraded TLC based on at least one degradation attribute associated with the at least one degraded TLC, the at least one degradation attribute configured to indicate that the at least one degraded TLC is not functional as a TLC, and identifying an amount of degraded TLCs that are not functional as a TLC.

Growing community of inventors

Muzaffarpur, India

Ashwini Pandey