Samsung Electronics Co., Ltd.

Archita Khare

Raghu Vamsi Krishna Talanki

Jong-Geon Lee

Jinin So

Jonggeon Lee

Vishnu Charan Thummala

Venkata Ravi Shankar Jonnalagadda

Rahul Tarikere Ravikumar

Eldho P Mathew

Jin In So

The present disclosure relates to field of Dual In-Line Memory Modules that discloses method and system for generating memory maps. The method comprises detecting, by computing system, at least one of DIMM and one or more Dynamic Random Access Memory (DRAM) chips associated with computing system. The one or more accelerators are configured in at least one of DIMM and one or more DRAM chips. Further, the method includes determining accelerator information for each of one or more accelerators via at least one of Serial Presence Detect (SPD) and Multi-Purpose Register (MPR) associated with at least one of DIMM and one or more DRAM chips. Method includes generating unique memory map for each of one or more accelerators based on accelerator information of corresponding one or more accelerators. As a result, performance of computing system may be improved as accelerator capabilities of one or more accelerators are effectively utilized.

Method and system for generating memory maps

A memory interface for interfacing with a memory device includes a control circuit configured to determine whether a trigger event has occurred for initializing one or more memory locations in the memory device, and initialize the one or more memory locations in the memory device with pre-defined data upon determining the trigger event has occurred.

Memory interface for initalizing memory and method thereof

Growing community of inventors

Bengaluru, India

Archita Khare