Bull S.a.

Annie Vinot

Philippe Vallet

Marie-Odile Lamarche

Thierry Dolidon

Hubert Franzetti

A data processing system having processors with large instruction sets comprises a plurality of microprogrammed execution units (EAD, BDP, FPP), which communicate with one another and with a memory (MU) by way of a cache memory (CA). One of the units is an addressing unit (EAD). A second unit is a binary and a decimal calculation unit (BOP). A third unit is a floating point calculation unit (FPP). To permit the units to function autonomously, each unit includes its own command block and synchronizing means to authorize or interrupt the execution of the microprogram defined by the instruction in progress in each unit. These synchronizing means interrupt said execution if: either an operand contained in said memory means (CA) and necessary for said execution is not effectively received by said unit, or a result expected by said unit and calculated by another unit is not effectively received by said unit, or a result calculated in said unit cannot be effectively transmitted to the unit or to the memory means intended to receive said result.

Growing community of inventors

Orgeval, France

Annie Vinot