Bull S.a.

Anne Kaszynski

Georges Lecourtier

Jacques Abily

A method for on demand functional verification of a software model of an application specific integrated circuit (ASIC), in a low-level programming language, which separately handles the creation of the model and the debugging of the functional verification tests to be applied to the model in order to create a verification platform. In a transmission mode, an autonomous circuit emulator is created by replacing the model in a low level programming language physically describing the circuit to be validated with a high level description generating response data in accordance with the functional specification of the design as a function of stimuli received. A verification mode includes integration of the software model in low level language of the circuit resulting from the design into a verification platform, and creation of a connection of a previously validated autonomous circuit emulator to the interfaces of the software model.

Method for functional verification of an integrated circuit model for constituting a verification platform, equipment emulator and verification platform

An interconnection interface for transmitting digital data between a sending module and a receiving module connected to one another through point-to-point serial links, forming a global data link. Each of the modules are provided, firstly, with a multiplexing unit associated with each of the serial links disposed in the module's physical layer, so as to distribute data transmitted through the global link at a speed determined by the sending module to a given number of parallel links, with each of these parallel links conveying a part of the transmitted data at a speed higher than the sending module data speed; and secondly, with a demultiplexing unit associated to the parallel links conveying received data parts, so as to synchronously and integrally reconstitute these received data parts at a speed accepted by the receiving module.

Interconnection process and interface using parallelized high-speed serial links

A process and interface for interconnection of multiprocessor modules by point-to-point serial-to-parallel links. Data processing or data communication modules (A and B) are interconnected by means of high-speed point-to-point serial links conveying multiplexed information organized into frames comprising a start-of-frame recognition pattern. The process, on transmission and on reception, performs an analog synchronization of the basic clocks of the modules to a reference clock generated by one of the modules designated as a reference module, called the master module, the other modules being called slave modules, and a digital synchronization of the start-of-frame of each slave module to the start-of-frame sent by the master module.

A videoconferencing center ( ) for data communications and teleprocessing is provided which comprises first routing switches having a plurality of sending ports ( ) and a plurality of receiving ports ( ), each sending port adapted to be operatively connected to a receiving data terminal equipment unit ( ) or to a receiving port of second routing switch ( ), each receiving port adapted to be operatively connected to a sending data terminal equipment unit ( ) or to a sending port of another group switching center ( ). Each receiving port is assigned a receiving stack ( ) that is addressable in a single logical address space and each sending port is assigned a sending stack ( ) for containing addresses of said single logical address space. The single logical address reduces the risk of losing data received, which risk results from the necessary limits on physical addresses of stacks. This group switching center is particularly useful for high-speed links of the type that may be required for a videoconferencing system.

Growing community of inventors

Ablis, France

Anne Kaszynski