Microsoft Technology Licensing, LLC

Space Exploration Technologies Corp.

Andras Tantos

David Francois Jacquet

Todd L Carpenter

Masoud Kahrizi

Mostafa Ghazali

Chad Balling McBride

Boris Bobrov

Christopher Jon Johnson

Jeffrey Powers Bradford

Steven Paul Wheeler

Mario Toma

Paul O'Brien

John Herbert Chiloyan

Elmer S Cajigas

David Douglas Bohn

Rod G Fleck

Jedd Perry

John Chiloyan

Chad Mcbride

Jeffrey Bradford

Christopher Johnson

In an embodiment, an apparatus includes one or more timing components configured to generate a reference time signal based on a timing signal and a reference clock signal. The apparatus includes phase lock loop (PLL) configured to generate a synchronized output clock signal based on the reference clock signal and the reference time signal.

Phase lock loop (PLL) synchronization

In an embodiment, an apparatus includes an integrated circuit (IC) chip configured to receive a timing signal and a first reference clock signal and generate a first reference time signal based on the timing signal and the first reference clock signal. The IC chip is configured to generate a second reference time signal based on the first reference time signal and a second reference clock signal, different from the first reference clock signal The second reference time signal specifies a count of a number of cycles of the second reference clock signal starting from a particular cycle of the second reference clock signal. The IC chip is configured to synchronize one or more actions performed by the IC chip based on one or more of the first reference time signal or the second reference time signal.

Chip to chip time synchronization

In an embodiment, an apparatus includes an integrated circuit (IC) chip configured to receive a timing signal and a reference clock signal. The IC chips is configured to a reference time signal based on the timing signal and the reference clock signal. The IC chip includes a phase lock loop (PLL). The PLL is synchronized based on the reference time signal.

In an embodiment, an apparatus includes an integrated circuit (IC) chip configured to receive a timing signal and a reference clock signal and generate a first reference time signal based on the timing signal and the reference clock signal. The IC chip includes a clock phase lock loop (PLL) configured to generate and provide a second reference clock signal at a higher frequency than the reference clock signal; the IC chip is further configured to generate a second reference time signal based on the first reference time signal and the second reference clock signal. The second reference time signal specifies a count of a number of cycles of the second reference clock signal starting from a particular cycle of the second reference clock signal. The second reference time signal has a finer count resolution than the first reference time signal for a same time period.

In an embodiment, an apparatus includes a first integrated circuit (IC) chip configured to receive a timing signal and a reference clock signal; and a second IC chip configured to receive the timing signal and the reference clock signal. The first and second IC chips are configured to generate respective first and second reference time signals based on the timing signal and the reference clock signal. The first and second IC chips include a respective first phase lock loop (PLL) and second PLL. The first PLL and the second PLL are synchronized to each other based on the first reference time signal and the second reference time signal.

In an embodiment, an apparatus includes a first integrated circuit (IC) chip configured to receive a timing signal and a reference clock signal; a second IC chip configured to receive the timing signal from the first IC chip and the reference clock signal; and a third IC chip configured to receive the timing signal from the second IC chip and the reference clock signal. The second IC chip is electrically coupled between the first and third IC chips. The first, second, and third IC chips are configured to generate respective first, second, and third reference time signals based on the timing signal and the reference clock signal. Each of the first, second, and third reference time signals is associated with a count of a number of cycles of the reference clock signal starting from a same particular cycle of the reference clock signal.

In an embodiment, an apparatus includes a first integrated circuit (IC) chip configured to receive a timing signal and a reference clock signal; a second IC chip configured to receive the timing signal from the first IC chip and the reference clock signal; and a third IC chip configured to receive the timing signal from the second IC chip and the reference clock signal. The second IC chip is electrically coupled between the first and third IC chips. The first, second, and third IC chips include respectively first, second, and third phase lock loop (PLL). The first, second, and third IC chips are configured to generate respective first, second, and third reference time signals based on the timing signal and the reference clock signal. The first, second, and third PLLs are synchronized to each other based on the respective first, second, and third reference time signals.

Hardware accelerated synchronization of data movement across multiple direct memory access (DMA) engines is provided using techniques in which the order of descriptor processing is guaranteed for scenarios involving a single CPU and multiple DMA engines as well as those involving multiple CPUs and multiple DMA engines.

Direct memory access descriptor processing using timestamps

Direct memory access ('DMA') descriptor processing using identifiers assigned to descriptors on DMA engines

Technology is described for reducing display update time for a near-eye display (NED) device. A point of focus in the NED field of view is identified, often based on natural user input data. A communication module of a computer system communicatively coupled to the NED device transmits lossless priority data, an example of which is user focal region image data, using one or more communication techniques for satisfying lossless transmission criteria. Allowed loss image data is identified based at least in part on its distance vector from a point of focus in the display field of view. An example of allowed loss image data is image data to be displayed outside the user focal region. The allowed loss image data is transmitted and extracted from received image data allowing for lossy transmission.

Display update time reduction for a near-eye display

Direct memory access descriptor processing

A method of encoding a data set including one or more n-bit pre-coded symbols in an encoder of a computing system includes determining a plurality of n+2-bit code words, each of the plurality of n+2-bit code words having two or greater Hamming distance from one another. The method further includes mapping each of the plurality of n+2-bit code words to a corresponding source symbol, receiving the one or more n-bit pre-coded symbols at the encoder, matching each n-bit pre-coded symbol to a corresponding n+2-bit code word based on the mapping to produce encoded data. and outputting the encoded data.

Encoding with integrated error-detection

The technology provides embodiments for recalibration of outward facing cameras supported by a see-through, head mounted, mixed reality display system having a flexible portion between see-through displays for the eyes. Each outward facing camera has a fixed spatial relationship with a respective or corresponding see-through display positioned to be seen through by a respective eye. For front facing cameras, the fixed spatial relationship allows a predetermined mapping between positions on an image sensor of each camera and positions on the respective display. The mapping may be used to register a position of a virtual object to a position of a real object. A change in a first flexible spatial relationship between the outward facing cameras can be automatically detected. A second spatial relationship between the cameras is determined. A registration of a virtual object to a real object may be updated based on the second spatial relationship.

Recalibration of a flexible mixed reality device

An accessory-specific user experience can be invoked at a mobile host device attached to an accessory device. The mobile device can receive accessory device information from the accessory and transmit the accessory device information to an online marketplace. The mobile device can receive information indicating accessory-specific goods or services available from the online marketplace and display the received information as part of the invoked user experience. The accessory device information can comprise accessory usage categories as well as additional information about the accessory. A marketplace can select accessory-specific goods or services based on the received accessory device information based on matching between accessory attribute values associated with the goods and services and accessory attributes values contained in the received accessory device information. The accessory device can be a docking station connected to additional accessories and the accessory device information can comprise information pertaining to the additional accessories.

Growing community of inventors

Bellevue, WA, United States of America

Andras Tantos