Nxp B.v.

Amrita Deshpande

Alma Anderson

Jean-Marc Irazabal

Stephen Blozis

Paul Boogaards

Siamak Delshadpour

Ronald Dean Smith

Abhijeet Chandrakant Kulkarni

Krishnan Tiruchi Natarajan

Benedykt Mika

Hans De Kuyper

Sivakumar Reddy Papadasu

Ragu Sridhar

Ron Osgood

Rohini Abhyankar

Mika Benedykt

Allen Yu-feng Tung

A redriver includes a plurality of channels coupled to an interface, a number of detectors coupled to the plurality of channels, and a controller that determines an orientation of the interface based on states detected by the number of detectors. The controller determines that the interface is in a first orientation when a first combination of states is detected for the plurality of channels, and determines that the interface is in a second orientation when a second combination of states is detected for the plurality of channels.

Redriver to autonomously detect cable orientation

Methods and systems directed toward a PLL circuit including a local lock detector receiving an error signal and providing a lock signal, and a charge pump for receiving the error signal and providing a charge signal. A loop filter provides a first loop filter bandwidth and a second loop filter bandwidth. The loop filter includes a first low-pass filter configured to receive the charge and lock signals, alter a filter characteristic in response to the lock signal, and provide a first filter signal. The loop filter includes a second low-pass filter configured to receive the first filter and lock signals, alter a filter characteristic in response to the lock signal, and provide a loop filter signal. The PLL circuit includes a VCO for receiving the loop filter signal and providing an output signal, and a divider for receiving the output signal and dividing it to provide the reference signal.

Phase-locked loop systems using adaptive low-pass filters in switched bandwidth feedback loops

IC clock generators are implemented using a variety of methods. Using one such method, a method is implemented using logic circuitry arranged in a state machine to control the clock signal () on the IC bus. A first state () of the state machine determines whether to effect a clock stretching delay. A second state () of the state machine determines whether the IC bus is configured to run in a standard clock mode or in another one of multiple faster clock modes. A third state () of the state machine drives the clock signal in one binary logic state for more than about 0.5 microseconds before allowing the clock signal () to be driven in the other binary logic state and allowing the clock signal to remain in the other binary logic state for more than about 0.5 microseconds.

Method and system for I2C clock generation

Consistent with one example embodiment, communications systems, using a serial data transfer bus having a serial data line and a clock line used to implement a communications protocol, incorporate programming of parallel slave devices concurrently using an I2C serial bus. At least two slave devices are coupled in parallel on the data transfer bus and configured to load serial data over the serial data line using the communications protocol. Each slave device includes a programmable configuration register configured to be programmed, using the communications protocol, to select one of a plurality of selectable slave device configurations. One of the selectable slave device configurations causes the at least two slave devices to load the serial data in parallel, and another of the selectable slave device configurations causes the at least two slave devices to be loaded one at a time.

Programming parallel I2C slave devices from a single I2C data stream

Consistent with one example embodiment, communications systems, using a serial data transfer bus having a serial data line and a clock line used to implement a communications protocol, incorporate programmable loading of a logic value into parallel slave device registers. The communications system includes a slave device having two or more registers, each register having two or more bits, each register configured to load data therein received in accordance with the communications protocol over the data transfer bus in a first configuration, and to load a single logic value into the plurality of bits in a second configuration. A programmable configuration register is configured to be programmed, in accordance with the communications protocol over the data transfer bus, to select two or more of the registers for loading of the single logic value into the two or more of bits of the selected registers in the second configuration.

Simultaneous control of multiple I/O banks in an I2C slave device

This invention relates to mixed signal integrated circuits, that is, integrated circuits comprising both analog and digital circuitry. More particularly, it concerns reduction of noise in such a device. When a digital circuit is included in the same integrated circuit device as an analog circuit, the digital circuit may be an additional source of a considerable amount of noise. This results in cross-talk, electrical interference and signal distortion imposed on the analog signals. The invention provides an integrated circuit comprising analog circuitry () and digital circuitry () wherein the digital circuitry includes an ASM (). An ASM does not require a clock signal. Its operation is triggered by appropriate input conditions, but in contrast to an SSM it is idle when there in no change in its inputs, lowering the level of noise generated by the digital circuitry.

Mixed signal integrated circuit

Consistent with one example embodiment, a communications system uses an I2C serial data transfer bus that has a serial data line () and a clock line () used to implement a communications protocol. The communications system includes a slave device having address pins (), each coupled to the serial data line, clock line, power line, or ground. Communications circuitry communicates with a master device in accordance with the communications protocol over the data transfer bus. Decoding circuitry detects a first state of the address pins (), detects a second state of the address pins () subsequent to the detection of the first state, wherein one or more logic values of the address pins differ between the first state and the second state, and decodes a slave device address () as a functional relationship between the first state and the second state of the address pins.

Dynamic I2C slave device address decoder

Consistent with one example embodiment, communications systems, using a serial data transfer bus having a serial data line and a clock line used to implement a communications protocol, incorporate identification of inter-integrated circuit slave devices using device identification coding. The communications system includes a slave device having a device identification code identifying one or more parameters. Communications circuitry in the slave device is configured to communicate with a master device on the I2C serial data transfer bus using the communications protocol. In response to a transmission of a device identification address from the master device, the slave device is configured to transmit an ACKNOWLEDGE, and in response to a transmission of a slave device address and the device identification address from the master device, the slave device is configured to transmit the device identification code from the slave device to the master.

Device identification coding of inter-integrated circuit slave devices

Consistent with one example embodiment, communications systems, using a serial data transfer bus having a serial data line and a clock line used to implement a communications protocol, incorporate latched service requests. Methods for one or more slave devices to request service from a master device involve detecting a condition that asserts a request for service signal, at a common node independent from the serial data transfer bus, to a master device of the bus. The request for service is latched it, within the slave, such that the request for service remains asserted regardless of a change in the detected condition. The request for service is de-asserted in response to interrogation of the slave, using the serial data transfer bus, by the master device. Devices may be configured as general purpose Input/Output devices, CODEC arrangements, or other slave devices, and may conform to IC and/or SMBus serial communication specifications.

Slave device with latched request for service

Consistent with one example embodiment, communications systems, using a serial data transfer bus having a serial data line and a clock line used to implement a communications protocol, incorporate programmable loading of a logic value into parallel slave device registers. The communications system includes a slave device having two or more registers, each register having two or more bits, each register configured to load data therein received in accordance with the communications protocol over the data transfer bus in a first configuration, and to load a single logic value into the plurality of bits in a second configuration. A programmable configuration register is configured to be programmed, in accordance with the communications protocol over the data transfer bus, to select two or more of the registers in the second configuration.

Programming parallel 12C slave devices from a single 12C data stream

Consistent with one example embodiment, communications systems, using a serial data transfer bus having a serial data line and a clock line used to implement a communications protocol, incorporate programmable updating of slave device output banks sequentially or simultaneously. The communications system includes two or more slave devices and/or a slave device having two or more banks of output drivers. Each slave device receives serial data and provides a data word assembled from the serial data. A programmable register in each slave device is programmed, using the communications protocol, to select one or more slave device configurations. Each of the two or more slave devices and/or two or more banks of output drivers updates either sequentially, or in coordination with other of the two or more slave devices and/or two or more banks of output drivers, based on each slave devices configuration selected by its programmable register.

12C slave device with programmable write-transaction cycles

Consistent with one example embodiment, communications systems, using a serial data transfer bus having a serial data line and a clock line used to implement a communications protocol, incorporate enhanced slave/master interfacing on an I2C bus using state machines. The communications system includes a first and second state-machine responsive to the rising edge of the clock signal, and a third state-machine, distinctly operational from the first and second state-machine, responsive to the falling edge of the clock signal. One of the first state-machine and the second state-machine conform to write states of the communications protocol, and the other of the first state-machine and the second state-machine conform to read states of the communications protocol.

Growing community of inventors

Chandler, AZ, United States of America

Amrita Deshpande