Freescale Semiconductor,inc.

Nxp Usa, Inc.

Amit Bar-Or

Gideon Shlomo Kutz

Guy Drory

Kfir Bezalel

Ran Zamir

Tal Dekel

A carrier aggregation controller for providing an aggregated baseband signal from a plurality of baseband signals is provided. The controller comprises an accumulating memory, a selector and a time domain transformer. The selector is configured to add at least a first list of frequency domain samples obtained for the first baseband signal to first consecutive locations in the accumulating memory centered at a first preset location associated with the first baseband signal, and a second list of frequency domain samples obtained for the second baseband signal to second consecutive locations in the accumulating memory centered at a second preset location associated with the second baseband signal. The time domain transformer is configured to apply at least an inverse discrete Fourier transform to the frequency domain samples accumulated in the accumulating memory, obtaining the aggregated baseband signal.

Carrier aggregation controller and method

A method of decoding a received SC-FDMA symbol in a receiver in a OFDM communication system is described. The method comprises calculating an approximate constellation energy {circumflex over (K)} from channel matrices Hfor all subcarriers i, a noise covariance matrix S, and a data signal power matrix C associated with the OFDM symbol, an approximate constellation energy {circumflex over (K)}. The approximate constellation energy {circumflex over (K)} is calculated according to: The method further comprises decoding the received symbol using at least the associated approximate constellation energy {circumflex over (K)}. Also, a receiver, an apparatus, an OFDM communication system and a computer program product for such decoding are described.

Method of decoding a received SC-FDMA symbol in a receiver in a OFDM communication system, a receiver, an apparatus, an OFDM communication system and a computer program product

A channel estimation processor for a receiver in a wireless communication system is described. The channel estimation processor includes a stage-processor (STG) arranged to pluralities of Nsym reference symbol correlation values per slot. The channel estimation processor includes a stage-processor (STG) comprising a plurality of stage-processors for obtaining filtered outputs per slot, a respective plurality of stage-processors for obtaining respective slot filter results and a stage-adder (STGADD) for obtaining channel estimates for respective anchor positions. The stage-processors are arranged to filter respective pluralities of reference symbol correlation values using respective reference symbol filters (ga) to obtain a respective filtered output per slot. The stage-processors (STGB) are arranged to filter a predetermined number of Nslots associated filtered reference outputs using respective slot filters (a) with respective slot-specific filter coefficients (ai) to obtain a first slot filter result. The stage-adder (STGADD) is arranged to sum the slot filter results to obtain the channel estimate for anchor symbol positions. An interpolator is arranged to, for symbol positions different from anchor symbol positions, determine a channel estimate for the symbol position from interpolating the channel estimates for two closest anchor symbol positions.

Growing community of inventors

Nes-Ziona, Israel

Amit Bar-Or