Verily Life Sciences LLC

Google Inc.

Verify Life Sciences LLC

Dexcom, Inc.

Alireza Dastgheib

Johan Vanderhaegen

Brian Otis

Jiang Zhu

Nathan M Pletcher

Stephen O'Driscoll

Robert Francis Wiser

Peng Cong

Sean Korhummel

You Zou

Kannan Aryaperumal Sankaragomathi

The present disclosure relates to systems and methods for activating a circuit of an implant device. Consistent with one implementation, an implant device is provided with a sensor including a working electrode (WE) and a counter electrode (CE). The sensor may be configured to generate a first current at the CE when the implant device is implanted in a body of a subject. A sensing circuit may also be provided that is electrically coupled to the WE of the sensor. The sensing circuit may be activated based on the first current and utilize the sensor to measure one or more parameters of an individual or other subject.

Systems and methods for activating a circuit of an implant device

An electrical circuit can bias a sensor, measure current from a sensor, or both of these. In some examples, the electrical circuit can include a comparator having two input terminals and an output terminal. The comparator can be configured to compare input signals applied to the two input terminals and generate an output signal at the output terminal based on the comparison. The electrical circuit can include a switch having a control terminal that is electrically coupled to the output terminal of the comparator. The switch can also include a first connection terminal that is electrically coupled to the sensor and a second connection terminal that is electrically coupled to a charge-packet source. The switch can be switchable between (i) an open state to electrically decouple the sensor from the charge-packet source, and (ii) a closed state to electrically couple the sensor to the charge-packet source.

Electrical circuit for biasing or measuring current from a sensor

Deterministic asymmetry in a random number generator can be mitigated by a circuit that includes a first inverter, a second inverter, a first capacitor, a second capacitor, a first switch, and a second switch. The first inverter can include a first input terminal and a first output terminal. The first inverter can have a first inverter threshold voltage. The second inverter can include a second input terminal and a second output terminal. The second inverter can have a second inverter threshold voltage. The first capacitor can be conductively coupled between the first output terminal and the second output terminal. The second capacitor can be conductively coupled between the second output terminal and the first input terminal. The first switch can be conductively coupled between the first input terminal and the first output terminal. The second switch can be conductively coupled between the second input terminal and the second output terminal.

Mitigating deterministic asymmetry in a random number generator

Systems are provided for a wireless system-on-chip (SoC) with integrated antenna, power harvesting, and biosensors. An illustrative SoC can have a dimension of 200 &#x3bc;m&#xd7;200 &#x3bc;m&#xd7;100 &#x3bc;m to allow painless injection. Such small device size is enabled by: a 13 &#x3bc;m&#xd7;20 &#x3bc;m 1 nA current reference, optical clock recovery, low voltage inverting dc-dc to enable use of higher quantum efficiency diodes, on-chip resonant antenna, and an array-scanning reader.

System of injectable fully-monolithic wireless bio-sensing

A potentiostat includes a voltage regulator, a current mirror, a capacitor, a comparator, a current source, and a counter. The voltage regulator maintains a voltage on a working electrode of an electrochemical sensor. The current mirror develops a mirror current that mirrors an input current from the working electrode. The capacitor is alternately charged by the mirror current, causing the capacitor voltage to increase at a rate related to the current's magnitude, and discharged by a control current, causing the capacitor voltage to decrease. The comparator outputs a waveform that includes upward and downward transitions based on the variations of the capacitor voltage. The current source produces the control current based on the waveform. The counter counts the number of upward or downward transitions in the waveform during a predetermined sampling period to produce a digital output. The digital output is representative of the magnitude of the input current.

Sigma-delta analog-to-digital converter

Growing community of inventors

Mountain View, CA, United States of America

Alireza Dastgheib