Rambus Inc.

Samsung Display Co., Ltd.

Lattice Semiconductor Corporation

University of California

Leland Stanford Junior University

California Institute of Technology

United States of America As Represented by the Administrator of Nasa

Silicon Image Gmbh

Aliazam Abbasfar

Amir Amirkhany

Kambiz Kaviani

Farshid Aryanfar

Abbas Komijani

Carl William Werner

Christopher Richard Jones

John M Wilson

Dariush Divsalar

Dale F Stolitzka

Samuel J Dolinar

Jason Chia-Jen Wei

Kung Yao

Jeremy C Thorpe

Kenneth S Andrews

Mark A Horowitz

Vladimir Marko Stojanovic

Bruno Werner Garlepp

Jade M Kizer

Lei Luo

John Cronan Eble, Iii

Wayne D Dettloff

Wendemagegnehu Beyene

John Wilson

A method of transition encoding including: receiving a data packet having a packet size; identifying one or more forbidden patterns in the data packet; segmenting the data packet into a plurality of segments based on a location of the one or more forbidden patterns in the data packet; and encoding the plurality of segments by removing the one or more forbidden patterns, and appending position indicator bits according to positions of the segments in the data packet.

System and method for efficient transition encoding

A system and method for DC balanced transition encoding. In some embodiments, the method includes: generating a set of candidate encoding keys for a set of raw data words; selecting a first encoding key, of the set of candidate encoding keys, based on a first disparity contribution; and encoding the raw data words with the first encoding key, the first disparity contribution being a difference between the number of ones and the number of zeros in the result of encoding the set of raw data words with the first encoding key.

DC balanced transition encoding

A method of encoding input data. The method includes receiving a plurality of data bits of a bit stream. The method further includes forming words using the plurality of data bits to create a plurality of data packets including a first data packet. The method further includes encoding the words of the first data packet into coded words, partitioning the coded words into a plurality of blocks of M words each and integrating the coded words in each block in an interleaved order to generate a coded data packet for transmission through a communication channel.

System and method for efficient transition encoding for decimation CDR

A method for encoding may include receiving, at an encoder, a series of data bits, performing, at the encoder, first transition encoding on the data bits to generate an encoded series of data bits based on a key, performing, at the encoder, protection encoding on the key to generate key protection data, performing, at the encoder, second transition encoding on the key protection data to generate encoded key protection data, and transmitting an encoded series of transmission bits to a receiver, the encoded series of transmission bits including the encoded series of data bits and the encoded key protection data.

Systems and methods for decoding transition encoded data with protected key

A processing circuit configured to: receive original data; partition the original data into a plurality of original q-bit words; assemble a data packet including N original q-bit words from the plurality of original q-bit words; identify a first encoder value and a second encoder value that are absent from the values of the N original q-bit words; encode the N original q-bit words based on a one-to-one mapping from q-bit original values to q-bit encoded values based on the first encoder value and the second encoder value to generate N encoded q-bit payload words, the N encoded q-bit payload words being free of words that are all-zeroes and free of words that are all-ones; generate a key representing the first encoder value and the second encoder value; and transmit the key and the N encoded q-bit payload words.

Low overhead transition encoding codes

A method of encoding input data includes identifying an input packet of the input data, the input packet including a plurality of input words, each of the input words including pre bits, groupID bits, and post bits, organizing the plurality of input words into a plurality of groups based on groupID bits of the plurality of input words, identifying a key group of the plurality of groups based on a number of input words in each of the plurality of groups, determining a key value based on the pre bits, the groupID bits, and the post bits of one of the plurality of input words corresponding to the key group, and generating a plurality of coded words based on the key value and the plurality of input words.

System and method for transition encoding with flexible word-size

A method of encoding input data includes receiving the input data that includes a plurality of input words including a first input word and a second input word, generating a plurality of converted words including a first converted word and a second converted word, the first converted word being based at least on the first input word, the second converted word being based on the first converted word and the second input word, identifying a key value based on the plurality of converted words, and generating a plurality of coded words based on the key value and the plurality of converted words.

System and method for transition encoding with reduced error propagation

Systems and methods for transition encoding with protected key

A method of encoding input data includes dividing the input data into a plurality of data packets, an input packet of the plurality of data packets including a plurality of digits in a first base system, base-converting the input packet from the first base system to generate a base-converted packet including a plurality of converted digits in a second base system, the second base system having a base value lower than that of the first base system, and incrementing the converted digits to generate a coded packet for transmission through a communication channel.

Near-optimal transition encoding codes

A decision feedback equalizer is calibrated to compensate for estimated inter-symbol interference in a received signal and offsets of sampling devices. The decision feedback equalizer is configured so that an output signal of a sampling circuit represents a comparison between an input signal and a reference of the sampling circuit under calibration. An input signal is received over a communication channel that includes a predetermined pattern. The predetermined pattern is compared to the output signal to determine an adjusted reference for configuring the sampling circuit that accounts for both offset and inter-symbol interference effects.

Offset and decision feedback equalization calibration

A multi-phase partial response equalizer circuit includes sampler circuits that sample an input signal to generate sampled signals in response to sampling clock signals having different phases. A first multiplexer circuit selects one of the sampled signals as a first sampled bit to represent the input signal. A first storage circuit coupled to an output of the first multiplexer circuit stores the first sampled bit in response to a first clock signal. A second multiplexer circuit selects one of the sampled signals as a second sampled bit to represent the input signal based on the first sampled bit. A second storage circuit stores a sampled bit selected from the sampled signals in response to a second clock signal. A time period between the second storage circuit storing a sampled bit and the first storage circuit storing the first sampled bit is substantially greater than a unit interval in the input signal.

Partial response receiver and related method

A method of operation in a memory controller is disclosed. The method includes generating first error information for a selectively dynamic-bus-inversion (DBI)-encoded data word. The selectively DBI-encoded data word is for transfer to a memory device. Second error information associated with the selectively DBI-encoded data word is received from the memory device. Errors in the data word are detected by comparing the first error information to the second error information. The detecting includes evaluating the DBI-encoding of the selectively DBI-encoded data word.

Code-assisted error-detection technique

A partial response decision feedback equalizer (PrDFE) includes a receiver including at least first and second comparators operative to compare an input signal representing a sequence of symbols against respective thresholds and to respectively generate first and second receiver outputs. A first selection stage is provided to select (a) between the first comparator output and a first resolved symbol according to a first timing signal, and (b) between the second comparator output and the first resolved symbol according to the first timing signal, to produce respective first and second selection outputs. A second selection stage selects between the first and second selection outputs according to a selection signal. The selection signal is dependent on a prior resolved symbol that precedes the first resolved symbol in the sequence.

Partial response decision feedback equalizer with selection circuitry having hold state

Embodiments of a circuit are described. In this circuit, a modulation circuit provides a first modulated electrical signal and a second modulated electrical signal, where a given modulated electrical signal, which can be either the first modulated electrical signal or the second modulated electrical signal, includes minimum-shift keying (MSK) modulated data. Moreover, a first phase-adjustment element, which is coupled to the modulation circuit, sets a relative phase between the first modulated electrical signal and the second modulated electrical signal based on a phase value of the first phase-adjustment element. Additionally, an output interface, which is coupled to the first phase-adjustment element, is coupled to one or more antenna elements which output signals. These signals include a quadrature phase-shift-keying (QPSK) signal corresponding to the first modulated electrical signal and the second modulated electrical signal.

Growing community of inventors

Sunnyvale, CA, United States of America

Aliazam Abbasfar