Ati International Srl

Advanced Micro Devices Corporation

Other

Ati Technologies Inc.

Ati Technologies Ulc

Ali Alasti

Stephen C Purcell

Korbin S Van Dyke

Paul W Campbell

Don A Van Dyke

Govind V Malalur

Nguyen Nguyen

Niteen Aravind Patkar

Shalesh Thusoo

Ngyuyen Q Nguyen

Gordon Kwok-Lung Cheung

Paul Campbell

A method and apparatus for dynamic allocation of processing resources and tasks, including multimedia tasks. Tasks are queued, available processing resources are identified, and the available processing resources are allocated among the tasks. The available processing resources are provided with functional programs corresponding to the tasks. The tasks are performed using available processing resources to produce resulting data, and the resulting data is passed to an input/output device.

Method and apparatus for dynamic allocation of processing resources

A method and apparatus for dynamic allocation of processing resources and tasks, including multimedia tasks. Tasks are queued, available processing resources are identified, and the available processing resources are allocated among the tasks. The available processing resources are provided with functional programs corresponding to the tasks. The tasks are performed using the available processing resources to produce resulting data, and the resulting data is passed to an input/output device.

An integrated computing system includes at least one processor formed on a substrate, wherein the processor operates at a processor rate. The integrated computing system further includes a global bus that is coupled to the at least one processor and is formed on the substrate. The global bus supports transactions (e.g., data, operational instructions, and/or control signaling conveyances) at a rate that is equal to or greater than the processing rate. The integrated computing system further includes a device gateway and memory gateway that are operably coupled to the global bus and formed on the substrate. The device gateway provides an interface for at least one device (e.g., internal or external) to the global bus. The memory gateway provides an interface between the global bus and memory.

Method of manufacture and apparatus of an integrated computing system

A method and apparatus for processing interrupts in a computing system include processing for ordering a plurality of interrupts for at least one processor. Such interrupts include system event interrupts, external device interrupts, and may further include power management interrupts, interprocessor interrupts, and/or intraprocessor interrupts. Such processing continues by generating an interrupt enable/disable signal based on the current context of a corresponding processor such that when the processor is performing a particular task which should not be interrupted, an interrupt signal is prevented from being provided to the processor. The processing also includes generating masking information to provide enable/disable masking information regarding each of the plurality of interrupts. As such, the computing system may enable/disable on a per interrupt basis the processing of a given interrupt. Such selectability in the processing of interrupts on an individual basis or global basis may be processed dynamically thereby providing greater flexibility and efficiency in interrupt processing.

Method and apparatus for processing interrupts in a computing system

Method and apparatus for gating interrupts in a computing system

A method and apparatus for interfacing a bus with a plurality of input/output (I/O) devices includes steps for handling transactions to and from the I/O devices. Transactions from the I/O devices includes processing that begins by receiving the transactions, where each transaction is received at a rate corresponding to the providing I/O device. The processing continues by identifying, for each transaction, a corresponding section of memory for temporarily storing the transaction. The particular section of memory is identified based on the type of transaction and/or the identity of the I/O device. The processing then continues by storing each transaction in the identified section of memory when the section has an available entry. When the bus is available and a transaction has been selected, the selected transaction is provided to the bus at the rate of the bus. Processing of transactions directed towards the I/O devices includes steps for monitoring the bus during non-I/O bus intervals for transactions relating to one of the I/O devices. When a transaction is directed towards an I/O device, the transaction is interpreted to identify the particular I/O controller that supports the particular I/O device. The processing then continues by storing, at the bus rate, the transaction in the section of memory corresponding with the I/O device. Once stored in memory, the transaction is provided to an associated I/O controller, which processes the transaction at the rate of the corresponding I/O device.

Method and apparatus for interfacing a bus at an independent rate with input/output devices

A method and apparatus is provided for providing communication with input/output devices without being bound by the limitations of an existing input/output bus while still providing compatibility with software intended to communicate with input/output devices using the existing input/output bus. The software image of the input/output devices as being associated with the input/output bus is preserved, but a technique is provided to allow communication with the input/output devices to bypass the existing input/output bus. A translation lookaside buffer is utilized to remap accesses to an internal input/output device from virtual address space for input/output-bus-based input/output devices to physical address space for the internal input/output device. Circuitry for interfacing with the input/output devices separately from the existing input/output bus may be fabricated as a single integrated circuit device along with other system components, such as a central processing unit.

Allocation of input/output bus address space to native input/output devices

Method and apparatus for power management interrupt processing in a computing system

A method and apparatus for interfacing memory with a bus in a computer system includes processing that begins by receiving a transaction from the bus. The transaction may be a read transaction and/or a write transaction. Upon receiving the transaction, the process continues by validating the received transaction and, when valid, acknowledges its receipt. The processing then continues by storing the physical address, which was included in the received transaction, and the corresponding command in an address/control buffer. The processing continues by retrieving the physical address from the address/control buffer when the transaction is to be processed. The determination of when the transaction is to be processed is based on an ordering within the address/control buffer. The processing then continues by performing the transaction utilizing a first or second memory path based on the physical address, such that a first or second memory is accessed.

Method and apparatus for interfacing memory with a bus

An integrated circuit chip has pads that are grouped into a number of groups, and also has functional modules that share, among each other, use of two or more groups of the pads (also called &ldquo;external function&rdquo; groups), for transferring signals (such as data signals and control signals) to or from external circuitry. Each functional module has one or more groups of terminals (also called &ldquo;internal function&rdquo; groups) for carrying these signals. The number I of internal functional groups is greater than another number E of external function groups. Therefore, at any given time, a number I-E internal function groups are uncoupled (i.e. not coupled to any pads of the integrated circuit chip). Couplings among groups are implemented independent of each other in a crossbar switch having I internal ports and E external ports, and at least I-E internal ports are always uncoupled. Each internal port is hardwired to an internal function group, and each external port is hardwired to an external function group. During normal operation, the crossbar switch temporarily couples one or more external ports to a corresponding number of internal ports. The temporary couplings inside the crossbar switch may be changed only on power-up, or may be changed at any time during operation. A configuration circuit indicates to the crossbar switch the to-be-made couplings. The configuration circuit may also supply disable signals and enable signals to various functional modules, and/or the external circuits, if couplings therebetween can be changed during operation.

Apparatus and method for configurable use of groups of pads of a system on chip

The present invention provides a two-port memory to connect a microprocessor bus to multiple peripherals. In one embodiment, an apparatus for an IO gateway subsystem of a microprocessor includes a bus of the microprocessor connected to a two-port memory, and a first peripheral connected to the two-port memory and a second peripheral connected to the two-port memory. In particular, the two-port memory communicates with the bus at a first clock rate, the two-port memory communicates with the first peripheral at a second clock rate, and the two-port memory communicates with the second peripheral at a third clock rate, in which the first clock rate, the second clock rate, and the third clock rate are asynchronous (e.g., the clocks have different phases, or the clocks have different frequencies).

Growing community of inventors

Los Altos, CA, United States of America

Ali Alasti