Intel Corporation

Akshith Vasanth

Kuljit Singh Bains

James A McCall

Christopher P Mozak

Bill Nale

Christopher E Cox

James A Mccall

A memory subsystem triggers entry and exit of a memory device from low power mode with a chip select (CS) signal line. For a system where the command bus has no clock enable (CKE) signal line, the system can trigger low power modes with CS instead of CKE. The low power mode can include a powerdown state. The low power mode can include a self-refresh state. The memory device includes an interface to the command bus, and receives a CS signal combined with command encoding on the command bus to trigger a low power mode state change. The memory device can be configured to monitor the CS signal and selected other command signals while in low power mode. The system can send an ODT trigger while the memory device is in low power mode, even without a dedicated ODT signal line.

Growing community of inventors

Folsom, CA, United States of America

Akshith Vasanth