Matsushita Electric Industrial Co., Ltd.

Akio Sebe

Takayuki Yamada

Hiroaki Nakaoka

Impurities for threshold voltage adjustment are implanted using a resist film and a protective dielectric as implantation masks from directions inclined at 10&#xb0; through 30&#xb0; with respect to the direction vertical to the principal surface of a semiconductor substratewhen viewed in cross section taken along the gate width direction. Thus, first low-concentration impurity implantation regions are formed to overlap each other in the central part of an active region for a memory cell MIS transistor Mtrs of an SRAM. Furthermore, after an isolation is formed, a second low-concentration impurity implantation region is formed in an active region for each of MIS transistors Ltr, Mtrs and Mtrl by implanting impurity ions without using implantation masks. The MIS transistors Ltr, Mtrs and Mtrl formed after the completion of the fabricating process have substantially the same threshold voltage.

Growing community of inventors

Kanagawa, Japan

Akio Sebe