Ati Technologies Inc.

Total Phase, Inc.

Aki Niimura

Michael G Frank

Santiago Fernandez-Gomez

Robert Laker

Etai Bruhis

Gopal Santhanam

A system and methods are shown for handling multiple target memory requests. Memory read requests generated by a peripheral component interconnect (PCI) client are received by a PCI bus controller. The PCI bus controller passes the memory request to a memory controller used to access main memory. The memory controller passes the memory request to a bus interface unit used to access cache memory and a processor. The bus interface unit determines if cache memory can be used to provide the data associated with the PCI client's memory request. While the bus interface unit determines if cache memory may be used, the memory controller continues to process the memory request to main memory. If cache memory can be used, the bus interface unit provides the data to the PCI client and sends a notification to the memory controller. The memory controller identifies the memory request, or returned data associated with the request, and discards it to ensure no data is returned to the bus controller from the memory controller. Once the data is received from the bus interface unit, the bus controller is free to send new memory read requests to the memory controller.

System for handling memory requests and method thereof

Split capture of USB protocol streams is disclosed. A first set of packets associated with a first USB protocol and a second set of packets associated with a second USB protocol are received at a hardware protocol analyzer via a monitored bus. The first set of packets and the second set of packets are maintained as separate streams at the hardware protocol analyzer. The first set of packets and the second set of packets are transferred from the hardware protocol analyzer to an analysis computer via a first logical connection configured to transfer packets comprising the first set of packets and a second logical connection configured to transfer packets comprising the second set of packets.

Capture of USB packets into separate USB protocol streams based on different USB protocol specifications

VBUS or other power event based USB analysis is disclosed. Occurrence of a power related event on a monitored bus, such as an inrush current event, is detected. In some embodiments, a rate at which a power related data is sampled at the hardware protocol analyzer is change automatically in response to the power related event being detected. In some embodiments, a capture of a stream of data packets observed on the monitored bus is triggering automatically in response to the power related event being detected.

VBUS event based USB analysis

A method and system are shown for bypassing memory controller components when processing memory requests. A memory controller analyzes internal components to determine if any pending memory requests exist. If particular memory controller components are idle, a memory client is informed that a bypassing of memory controller components is possible. A bypass module of the memory controller receives memory requests from the memory client. The bypass module examines memory controller parameters and a configuration of main memory to determine which memory controller components may be bypassed and routes the memory request accordingly. In a system with asynchronous memory, the memory controller provides copies of the memory request through a dual pipeline. A first copy of the memory request is processed through a bypass module to attempt to bypass memory controller components. A second copy of the memory request is processed in a normal fashion in case a bypass of the memory access request is not possible. If the bypass is possible, the second memory request is cancelled.

Growing community of inventors

Sunnyvale, CA, United States of America

Aki Niimura