Infineon Technologies Ag

Aiqin Chen

David SuitWai Ma

An integrated memory circuit and corresponding method for segmenting bit lines are provided, where the integrated memory circuit includes a sense amplifier, a layered bit line in signal communication with the sense amplifier, several segment pass transistors in signal communication with the layered bit line, several segmented bit lines, each in signal communication with a corresponding one of the several segment pass transistors, respectively, several memory cell pass transistors in signal communication with one of the several segmented bit lines, and a plurality of memory cell capacitors, each in signal communication with a corresponding one of the plurality of memory cell transistors, respectively; and where the corresponding method for segmenting bit lines includes receiving a memory cell address, activating a memory cell pass transistor with a wordline corresponding to the memory cell address, receiving a signal indicative of the memory cell charge level on a segmented bit line through the memory cell transistor, activating a segment pass transistor corresponding to the memory cell address, receiving a signal indicative of the memory cell charge level on a layered bit line through the segment pass transistor, and receiving a signal indicative of the memory cell charge level at the sense amplifier through the layered bit line.

Growing community of inventors

Cary, NC, United States of America

Aiqin Chen