Freescale Semiconductor,inc.

Coherent Logix, Inc.

Afzal M Malik

William C Moyer

Carl S Dobbs

Michael B Solka

Kenneth R Faulkner

William C Bruce

Lea Hwang Lee

Embodiments of a multi-processor array are disclosed that may include a plurality of processors, and controllers. Each processor may include a plurality of processor ports and a sync adapter. Each sync adapter may include a plurality of adapter ports. Each controller may include a plurality of controller ports, and a configuration port. The plurality of processors and the plurality of controllers may be coupled together in an interspersed arrangement, and the controllers may be distinct from the processors. Each processor may be configured to send a synchronization signal through its adapter ports to one or more controllers, and to pause execution of program instructions while waiting for a response from the one or more controllers.

Processing system with synchronization instruction

A method and apparatus for determining access protection () includes receiving a plurality of access requests () corresponding to a plurality of masters (), determining access permissions (), providing state information (), determining access permissions () based on the access request (), and selectively modifying the access permissions based on the state information (). The state information () may relate to debug operation, operation from unsecure or unverified memories, memory programming, direct memory access operation, boot operation, software security verification, security levels, security monitor operation, operating mode, fault monitor, external bus interface, etc ().

Method and apparatus for determining access permission

In one embodiment, a data processing system () includes a first master, storage circuitry () coupled to the first master () for use by the first master (), a first control storage circuit () which stores a first prefetch limit (), a prefetch buffer (), and prefetch circuitry () coupled to the first control storage circuit, to the prefetch buffer, and to the storage circuitry. In one embodiment, the prefetch circuitry () selectively prefetches a predetermined number of lines from the storage circuitry into the prefetch buffer () based on whether or not a prefetch counter, initially set to a value indicated by the first prefetch limit, has expired. In one embodiment, the first prefetch limit may therefore be used to control how many prefetches occur between misses in the prefetch buffer.

Prefetch control in a data processing system

A memory controller and method thereof configures a prefetch buffer dynamically for interfacing between multiple bus masters of different burst support and multiple memories having different characteristics. A line size of at least a portion of the prefetch buffer is modified based upon the memory controller receiving a read request from one of the bus masters. An adaptive method to optimally replace prefetch buffer lines uses prioritized status field information to determine which buffer line to replace.

Method and apparatus for dynamic prefetch buffer configuration and replacement

The present invention relates generally to data processors and more specifically, to data processors having an adaptive priority controller. One embodiment relates to a method for prioritizing requests in a data processor ( ) having a bus interface unit ( ). The method includes receiving a first request from a first bus requesting resource (e.g. ) and a second request from a second bus requesting resource (e.g. ), and using a threshold corresponding to the first or second bus requesting resource to prioritize the first and second requests. The first and second bus requesting resources may be a push buffer ( ) for a cache, a write buffer ( ), or an instruction prefetch buffer ( ). According to one embodiment, the bus interface unit ( ) includes a priority controller ( ) that receives the first and second requests, assigns the priority, and stores the threshold in a threshold register ( ). The priority controller ( ) may also include one or more threshold registers ( ), subthreshold registers ( ), and control registers ( ).

Growing community of inventors

Austin, TX, United States of America

Afzal M Malik