Globalfoundries Inc.

Aditya S Auyisetty

Toshiaki Kirihata

Krishnan Santhana Rengarajan

Ramesh Raghavan

Balaji Jayaraman

Janakiraman Viraraghavan

Rajesh Reddy Tummuru

Jay M Shah

Thejas Kempanna

Navin Agarwal

Approaches for a memory including a cell array are provided. The memory includes a first device of the cell array which is connected to a bitline and a node and controlled by a word line, and a second device of the cell array which comprises a third device which is connected to a source line and the node and controlled by the word line and a fourth device which is connected between the word line and the node. In the memory, in response to another word line in the cell array being activated and the word line not being activated to keep the first device in an unprogrammed state, the third device isolates and floats the node such that a voltage level of a gate to source of the first device is clamped down by the fourth device to a voltage level around zero volts.

Disturb free bitcell and array

Growing community of inventors

Bengaluru, India

Aditya S Auyisetty