Samsung Electronics Co., Ltd.

Abdur Rakheeb

Vinod Sharma

Abhishek Ghosh

Sajal Mittal

Aroma Bhat

Arani Roy

Hareharan Nagarajan

Mitesh Goyal

Nandish Uppal Raravi

A pre-discharging based flip-flop having a negative setup time can include a flip-flop with an inverted output QN. The flip-flop includes a master section and a slave section. The master section latches a data input or a scan input signal based on a scan enable signal, and the slave section retains a previous value of the inverted output QN when a clock signal is at a low logic level. The master section retains a previously latched value of the data input or the scan input signal and the slave section fetches the latched value of the master section and provides a new inverted output QN when the clock signal is at a high logic level. Further, the master section includes sub-sections that are operated using a negative clock signal. An output of the master section is discharged to zero for a half of a phase of the clock cycle.

Pre-discharging based flip-flop with a negative setup time

Methods and apparatus for implementing a current-mirror based level shifter circuit are provided. The current-mirror based level shifter circuit includes a current-mirror circuit, a feedback control circuit, a power down circuit and a plurality of inverter circuits. The apparatus is configured to provide a wide voltage shifting range using the current-mirror based level shifter circuit. The apparatus comprising a feedback loop with two diode connected transistors may provide a constant drivability to the node that drives the output, when a current-mirror circuit is turned-off.

Current-mirror based level shifter circuit and methods for implementing the same

Growing community of inventors

Bengaluru, India

Abdur Rakheeb