Oak Ridge, TN, United States of America

Jeffrey S Vetter


Average Co-Inventor Count = 4.1

ph-index = 1


Company Filing History:


Years Active: 2023-2025

Loading Chart...
3 patents (USPTO):Explore Patents

Title: Innovations of Jeffrey S. Vetter

Introduction

Jeffrey S. Vetter is a prominent inventor based in Oak Ridge, TN (US). He has made significant contributions to the field of heterogeneous computing, holding three patents that showcase his innovative approach to task scheduling and memory management.

Latest Patents

One of his latest patents is titled "Hierarchical task scheduling for accelerators." This invention discloses apparatus and methods for scheduling tasks in a heterogeneous computing environment. Coarse scheduling of a received task-set is performed centrally, with tasks dispatched to respective processing resources, including one or more accelerators. At each accelerator, sub-tasks of a received task are identified, scheduled, and executed. Data-transfer and computation sub-tasks can be pipelined. The accelerator operates using small tiles of local data, which are transferred to or from a large shared reservoir of main memory. Sub-task scheduling can be customized to each accelerator, and coarse task scheduling can work on larger tasks, both of which can be efficient. Simulations demonstrate large improvements in makespan and/or circuit area. The disclosed technologies are scalable and can be implemented in varying combinations of hard-wired or software modules. These technologies are widely applicable to high-performance computing, image classification, media processing, wireless coding, encryption, and other fields.

Another significant patent is "Efficient memory management for heterogeneous computing." In this invention, a validity flag indicates whether a given memory has a valid copy of a given data object. When the data object is required at a target memory for a scheduled task, another (source) memory having a valid copy of the data object is identified. A protocol guides the selection of the source memory based on the efficiency of data transfer to the target memory. A data transfer command is generated at runtime when tasks have been scheduled among respective processors. The execution of the command copies the valid data object from the source memory to the target memory. Superior performance is achieved even in extremely heterogeneous environments, with performance results, variations, and applications presented.

Career Highlights

Jeffrey S. Vetter works at UT-Battelle, Inc., where he continues to push the boundaries of innovation in computing technologies. His work has garnered attention for its practical applications and efficiency improvements in various fields.

Collaborations

He has collaborated with notable colleagues, including Narasinga Rao Miniskar and Frank Y. Liu, contributing to a

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…